Please use this identifier to cite or link to this item: 192.168.6.56/handle/123456789/77320
Title: Verilog Coding for Logic Synthesis
Authors: Fook Lee, Weng
Keywords: Verilog Coding for Logic Synthesis
Issue Date: 2003
Publisher: John Wiley & Sons, Inc
URI: http://10.6.20.12:80/handle/123456789/77320
Appears in Collections:Mathematics

Files in This Item:
File Description SizeFormat 
50.pdf1.31 MBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.