Please use this identifier to cite or link to this item: 192.168.6.56/handle/123456789/46710
Title: Logic and Architecture Synthesis
Authors: Saucier, Gabriele
Keywords: Architecture Synthesis
Issue Date: 1995
Publisher: A catalogue record for this book is available from the British library
Description: In this book, we will focus on automatic design generation from a behavioral description, in other words, synthesis. Depending on the level of the behavioral input description, one is dealing with "logic synthesis" whose input consists of a set of boolean functions, "controller synthesis" based on a finite state machine input description, "RTL synthesis" starting from a Register Transfer Level description, "high level synthesis" which accepts an algorithmic description or "system level synthesis" which accepts a set of communicating processes as input. A typical design process starts with a higher level of synthesis and works down to logic synthesis producing an optimized structural specification of the circuit. This book, however, follows research topics in a chronological order and therefore starts with the lower level synthesis tasks, working its way up to system level synthesis.
URI: http://10.6.20.12:80/handle/123456789/46710
ISBN: 978-0-387-34920-6
Appears in Collections:Architecture

Files in This Item:
File Description SizeFormat 
6.pdf35.14 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.