Please use this identifier to cite or link to this item: 192.168.6.56/handle/123456789/38605
Title: Computer Architecture: Complexity and Correctness
Authors: Mueller, Silvia M.
Keywords: Computer architecture.
Issue Date: 2000
Description: In this book we develop at the gate level the complete design of a pipelined RISC processor with delayed branch, forwarding, hardware interlock, precise maskable nested interrupts, caches, and a fully IEEE-compliant floating point unit.
URI: http://10.6.20.12:80/handle/123456789/38605
Appears in Collections:Architecture

Files in This Item:
File Description SizeFormat 
4.pdf2.52 MBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.