Please use this identifier to cite or link to this item:
192.168.6.56/handle/123456789/58477
Title: | SystemVerilog Assertions and Functional Coverage |
Authors: | Ashok, B. Mehta |
Issue Date: | 2016 |
Publisher: | Springer International Publishing Switzerland |
URI: | http://10.6.20.12:80/handle/123456789/58477 |
ISBN: | 978-3-319-30538-7 |
Appears in Collections: | Electrical and Computer Engineering |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.