Please use this identifier to cite or link to this item: 192.168.6.56/handle/123456789/58024
Full metadata record
DC FieldValueLanguage
dc.contributor.authorWLADYSLAW, GRABINSKI-
dc.date.accessioned2019-03-26T08:45:18Z-
dc.date.available2019-03-26T08:45:18Z-
dc.date.issued2006-
dc.identifier.isbn1-4020-4555-7-
dc.identifier.urihttp://10.6.20.12:80/handle/123456789/58024-
dc.language.isoenen_US
dc.publisherSpringeren_US
dc.titleTransistor Level Modeling for Analog/RF IC Designen_US
dc.typeBooken_US
Appears in Collections:Electrical and Computer Engineering

Files in This Item:
File Description SizeFormat 
45.pdf7.87 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.